Inactive Code Highlight

Overview

DVT editor marks the inactive code (i.e. code which is not compiled due to `idef/`ifndef) with a colored background.

Settings

You can enable/disable the highlight and chose the highlight color: navigate to Window -> Preferences then Verilog Language -> Editor. In the panel on the right side you can find the Inactive code highlight settings group.