|
Regular VHDL File
|
|
Linked Resource VHDL File See
Linked Resources.
|
|
Out of Project VHDL File The file is not inside a project directory, nor accessible as a linked resource. Functionality is limited on "gray" files.
|
|
Library
|
|
Package and Package Instance
|
|
Package Body
|
|
Entity
|
|
Architecture
|
|
Component
|
|
Block
|
|
Generate
|
|
Function and Function Instance
|
|
Procedure and Procedure Instance
|
|
Input Port
|
|
Output Port
|
|
Bidirectional Port
|
|
Port passed multiple times when tracing a signal
|
|
Signal
|
|
Variable
|
|
Entity Instance
|
|
Port connection
|
|
Assign
|
|
Process
|
|
Component Instance
|
|
Unknown Instance
|
|
Type and Alias
|
|
Enumeration literal
|
|
Constant
|
|
Generic
|
|
Process
|