DVT SystemVerilog IDE User Guide
Rev. 23.2.28, 28 November 2023

37.1 Runtime UVM Configuration Queries

After setting a runtime elaborated Verification top, the following views are automatically populated to help you browse and debug the testbench structure and configuration: